PSI5 Controller IP

Design IP

Overview

SmartDV’s PSI5 (Peripheral Sensor Interface 5) Controller IP is a silicon-proven solution tailored for automotive applications requiring robust, point-to-point communication with peripheral sensors. Fully compliant with the PSI5 specification, it enables reliable, high-speed data transfer in harsh environments—ideal for systems such as airbag controllers, occupant detection, and advanced driver-assistance systems (ADAS).

Designed for flexibility, the IP core is highly configurable to meet specific design requirements, supporting both ASIC and FPGA implementations while optimizing for area, power, and performance. Its support for multiple sensor configurations and data rates ensures seamless integration into a wide range of automotive SoCs. SmartDV also offers ASIL-ready variants to meet ISO 26262 functional safety requirements, making this IP ideal for safety-critical automotive applications.

Request Data Sheet

Benefits

Fully Compliant and Versatile – Supports PSI5 protocol specification versions 1.3 through 2.3 with both standard and extended frame lengths (11–33 bits)
Multi-Channel Operation – Implements 4 independent PSI5 channels, each capable of handling 6 sensor slots in parallel for scalable sensor integration
Dual Mode Data Transmission – Operates in both asynchronous and synchronous modes, with microcontroller-controlled synchronization support
Robust Data Handling – Supports data word lengths of 8, 10, 16, 20, 24, and 28 bits as per PSI5 standard, with Manchester decoding and CRC error detection
Advanced Downstream Communication – Enables ECU-to-sensor communication with downstream data via pulse length variation or sync pulse omission, plus 64-bit registers for preparation and output
Reliable Buffer Management – Includes FIFO access, buffer overrun detection, and per-channel storage of up to 32 time-stamped frames (1μs resolution)
Interrupt and Error Handling – Sticky interrupt flags, configurable error interrupt, and one global interrupt for general event notification
Optimized for Automotive Applications – Staggered sync pulse generation minimizes signal collisions across channels, supporting high-reliability automotive systems

Compliance and Compatibility

Conforms to PSI5 protocol specification V1.3 through V2.3
Designed for integration into ASIL-B / ASIL-D safety-critical systems, supporting ISO 26262 design flows
Compatible with all major EDA synthesis, simulation, and linting flows

Request Datasheet

Related Products

Automotive SerDes (ASA) PCS IP

CAN Controller IP

FlexRay Controller IP

LIN Controller IP

MIPI A-PHY PCS IP

SAE J1850 Controller IP

SAE J2716 Controller IP

SAE J2716 Sensor IP