Contact Us

UFS 2.x Device IP

Design IP
Overview

SmartDV’s UFS (Universal Flash Storage) 2.x Device IP is a silicon-proven, high-speed storage interface solution designed for flash memory controllers and embedded storage subsystems in mobile, automotive, and high-performance embedded systems. Fully compliant with JEDEC UFS 2.1 specifications, MIPI M-PHY v3.0, and MIPI UniPro v1.6 standards, it enables seamless, high-throughput communication with UFS 2.1-compatible host controllers. With a proven track record in production silicon, it provides a reliable and mature foundation for device-side storage interface designs across a wide range of mobile and embedded applications.

UFS 2.1 continues to serve as a foundational storage interface standard across a large installed base of mobile and embedded designs. SmartDV’s silicon-proven UFS 2.x Device IP gives flash memory controller teams a production-tested, spec-complete device-side implementation that minimizes integration complexity and delivers the reliability required for mass production deployments.

Built for design flexibility and silicon efficiency, the IP core is highly configurable for both ASIC and FPGA implementations, with a strong focus on area optimization, power management, and peak performance. Combined with its silicon-proven status, its parameterized architecture and comprehensive documentation deliver a mature, low-risk device-side solution for mobile and embedded flash memory controller designs.

UFS Device
Benefits
  • Full UFS 2.x Device Controller Support – Complete device-side implementation per JESD223C with all UPIU types including Command, Data, Query, Task Management, and Response
  • HS-Gear3 Support – High-speed storage access via MIPI M-PHY v3.0 for reliable, efficient data transfers
  • Inline Cryptographic Security – Hardware-accelerated inline encryption for full data path protection between UFS device and host
  • Advanced Power Management – Multiple power operating modes including hibernate entry and exit for power-optimized operation
  • Comprehensive Partition Support – Multiple LUNs, Boot Partitions, RPMB, and Reliable Write for flexible storage management
  • Secure Storage Operations – Purge, Erase, and Write Protection including Permanent and Power-On Write Protection
  • Supports Unified Memory Extension – JESD220-1A (Version 1.1) for expanded memory configuration options
Compliance and Compatibility
  • Fully compliant with JEDEC JESD220C (UFS 2.1)
  • Compliant with MIPI M-PHY v3.0, MIPI UniPro v1.6, and UFS HCI (JESD223C)
  • Supports Unified Memory Extension JESD220-1A (Version 1.1)
  • Configurable SoC interface supporting AXI-4, APB, AXI Lite, and custom wrappers for seamless integration
  • Supports integration with third-party M-PHY and UniPro components
  • Compatible with ASIC and FPGA design flows across leading foundry process nodes
  • Compatible with all major EDA synthesis, simulation, and linting flows