JESD204D Receiver IP

Design IP

Overview

SmartDV’s JESD204D Receiver IP is a high-performance solution designed to support next-generation high-speed serial data converter interfaces for applications in wireless infrastructure, data acquisition, radar, and high-speed instrumentation. Compliant with the latest JESD204D standard, it enables efficient, low-latency, and scalable data transmission between data converters and logic devices.

Designed for flexibility, the IP core is highly configurable to meet specific design requirements, supporting both ASIC and FPGA implementations while optimizing for area, power, and performance. It supports key JESD204D features such as continuous and deterministic latency, multi-lane synchronization, and advanced error detection, making it ideal for high-bandwidth, precision-driven systems.

Benefits

Ultra-High-Speed Data Reception – Supports data rates up to 116 Gbps with PAM4 signaling and 58 Gbps with PAM2, with programmable clock frequencies up to 116 GHz (PAM4) and 58 GHz (PAM2) for next-generation converter interfaces.
Scalable Multi-Lane Architecture – Configurable 1 to 8 lanes with programmable SerDes interface widths (10/20/40/60 bits or custom configurations per lane) for flexible system integration and bandwidth optimization.
Flexible Converter and Frame Configuration – Supports 1 to 64 converters per receiver, 1 to 8 samples per converter, 1 to 32 frames per multiframe, and frame sizes of 1/2/4/8/16 octets, enabling adaptation to a wide variety of converter topologies.
Advanced Link Control and Synchronization – Implements Subclasses 0, 1, and 3 with deterministic latency, lane alignment, and HD-mode support; includes MCDA-ML (Multiple-Converter Device Alignment, Multiple-Lanes) functionality.
Enhanced Error Protection and FEC Support – Incorporates Reed-Solomon Forward Error Correction (RS-FEC) per IEEE 802.3 Clause 91, with multiple FEC modes. Includes FEC encoding/decoding, alignment block, payload block, payload symbols, and FEC codeword handling.
Comprehensive Data Handling – Supports CF = 0 or 1 control words per frame clock period, 0 to 3 control bits per sample, and data widths of 1 to 32 bits per converter with standardized 4/8/12/16/20/24/28/32-bit sample options.
Programmable Scrambling and Monitoring – Optional scrambler enable/disable, full status monitoring, and link-level error statistics reporting for diagnostics and validation.
Optimized for SoC Integration – Clean integration with AXI-Stream or parallel data interfaces, supporting configurable clock domains, synchronization signals, and SoC-ready receiver logic.

Compliance and Compatibility

Fully compliant with JEDEC JESD204D specification
Supports PAM4 signaling and FEC per JESD204D standard requirements
Compatible with all major EDA synthesis, simulation, and linting flows

Related Products

JESD204D Transmitter IP

JESD204B/C Receiver IP

JESD204B/C Transmitter IP

JESD204 Cyclic FEC IP

JESD204 VIP