Contact Us
Overview

SmartDV’s eCPRI Controller IP is a silicon-proven, fully featured Ethernet-based Common Public Radio Interface solution purpose-built for SoC designs requiring efficient, packet-based fronthaul connectivity across 5G NR wireless base station and small cell infrastructure applications. Fully compliant with eCPRI Specification v2.0, it delivers complete eCPRI TX/RX functionality over standard Ethernet transport at 10G, 25G, 40G, and 100G speeds, providing a modern packet-switched alternative to legacy CPRI fronthaul for next-generation Open RAN and 5G infrastructure designs.

Designed to address the evolving fronthaul requirements of packet-based radio access networks, the IP supports Ethernet header handling in multiple formats including VLAN tag, source/destination MAC address, IPv4, and UDP extraction and encapsulation, rich multi-mode wireless system configuration, Control and Management data transfer, delay management, and programmable packet queuing to hold frames during in-progress eCPRI frame transmission. Its Interworking Function Type 0 for interoperability with CPRI nodes, packet classifier for eCPRI packet identification and routing, 8B/10B line coding, and support for IQ Data, IWF Start Up, IWF Operation, and Generic Data Transfer message types give wireless infrastructure SoC teams a production-tested eCPRI controller for modern packet-based fronthaul.

Built for design flexibility and silicon efficiency, the IP core is highly configurable for both ASIC and FPGA implementations, with a strong focus on area optimization, power management, and peak performance. Its parameterized Ethernet speed architecture and clean host interface enable fast integration across a wide range of wireless infrastructure process nodes.

Request Data Sheet
eCPRI Controller
Key Features
  • Full eCPRI TX/RX Functionality – Complete eCPRI implementation per eCPRI Specification v2.0 supporting 10G, 25G, 40G, and 100G Ethernet transport speeds
  • Comprehensive Ethernet Header Handling – VLAN tag, source/destination MAC address, IPv4, and UDP extraction and encapsulation for standard Ethernet/UDP/IP transport
  • CPRI Interworking – Interworking Function Type 0 for interoperability between eCPRI and CPRI nodes in mixed fronthaul deployments
  • Packet Classification and Queuing – Packet classifier for eCPRI packet routing with programmable packet queue to hold frames during in-progress frame transmission
  • Complete Message Type Support – IQ Data, IWF Start Up, IWF Operation, and Generic Data Transfer message type support for comprehensive eCPRI protocol coverage
  • Delay Management – Complete delay management support for deterministic, low-latency 5G fronthaul timing requirements
Compliance and Compatibility
  • Fully compliant with eCPRI Specification v2.0 (May 2019); backward compatible with v1.2 and v1.1
  • Supports 10G, 25G, 40G, and 100G Ethernet transport speeds
  • Configurable SoC interface supporting AMBA AXI, AHB, APB, and custom wrappers for seamless integration
  • Compatible with ASIC and FPGA design flows across leading foundry process nodes
  • Compatible with all major EDA synthesis, simulation, and linting flows

Request Datasheet