Contact Us
CPRI Controller IP
Design IP
Overview

SmartDV’s CPRI (Common Public Radio Interface) Controller IP is a silicon-proven, high-performance solution tailored for high-speed data transmission between radio equipment and radio equipment controllers in wireless infrastructure systems. Fully compliant with the latest CPRI specifications, it enables reliable, low-latency, and synchronized communication critical for 4G, 5G, and emerging wireless standards.

Designed for flexibility, the IP core is highly configurable to meet specific design requirements, supporting both ASIC and FPGA implementations while optimizing for area, power, and performance. Its scalable architecture supports multiple line rates, lane configurations, and features like dynamic bandwidth allocation, ensuring seamless integration into diverse wireless network deployments.

CPRI Controller
Benefits
  • Complete Transmit and Receive Functionality – Implements full CPRI Tx/Rx operations, including hyperframe framing, subchannel mapping, and inband protocol support for seamless REC–RE communication
  • Flexible Line Rate Support – Supports all standard CPRI line bit rates from 614.4 Mbps up to 24.33024 Gbps, ensuring scalability across small cell, macro cell, and high-throughput deployments
  • Advanced Line Coding Options – Offers 8B/10B encoding up to 9.8304 Gbps, and 64B/66B encoding with and without RS-FEC for higher data rates, with configurable scrambler enable/disable support
  • Robust Framing and Data Mapping – Performs CPRI hyperframe framing with interleaving of IQ data, sync, control & management (C&M) data, and vendor-specific fields; supports 8-/16-/32-bit IQ widths
  • Comprehensive C&M Channel Support – Enables slow C&M via HDLC (up to 7680 Kbps, negotiable) and fast C&M via serial Ethernet interface, supporting diverse backhaul control needs
  • Built-In Link Initialization and Maintenance – Includes hardware state machines for REC and RE nodes, handling startup, synchronization, protocol setup, LOS/LOF/RAI/SDI detection, and ongoing link supervision
  • Seamless SoC Integration – Provides parallel interface for injecting vendor-specific data into the CPRI frame; easily integrates with AXI/FIFO or custom data paths
Compliance and Compatibility
  • Fully compliant with CPRI Specification Versions V4.2 through V7.0
  • Compatible with all major EDA synthesis, simulation, and linting flows