Contact Us
Overview

SmartDV’s CAN XL Verification IP is a comprehensive solution for verifying the third generation of the Controller Area Network protocol, extending CAN FD with data fields up to 2048 bytes, PWM-based transceiver mode switching, and improved reliability through dual CRC fields. Fully compliant with ISO 11898-1:2024 and adherent to CiA 610-1 and CiA 611-1 specifications, it supports complete verification of CAN XL TX and RX node functionality in full duplex operation across all CAN XL frame types, all SDU types as per CiA 611-1, and conformance test cases as defined in CiA 610-2 and CiA 611-2. CAN XL nodes verified by this VIP are capable of transmitting and receiving all frame formats specified in ISO 11898-1:2024 including Classical CAN, CAN FD, and CAN XL.

SmartDV’s CAN XL VIP supports UVM, SystemVerilog, and Verilog, and integrates seamlessly into diverse verification environments. It is simulator-independent and compatible with all leading EDA simulators, providing flexibility across simulation platforms.

With PWM transceiver mode switching verification, comprehensive SDU type support, TEC/REC error counter and fault state tracking, glitch injection, PCRC error detection, re-transmission of corrupted messages, constraints randomization, built-in functional coverage, and a complete test suite, SmartDV’s CAN XL VIP enables verification teams to thoroughly validate next-generation automotive CAN bus designs for zonal E/E architectures, ADAS, and high-bandwidth in-vehicle network applications.

Request Data Sheet
CAN XL VIP
Key Features
  • Full CAN XL TX/RX Node Support – Supports complete CAN XL transmitter and receiver node functionality in full duplex operation, covering all frame formats specified in ISO 11898-1:2024 including Classical CAN, CAN FD, and CAN XL frames, with constraints randomization and a rich set of configuration parameters for fine-grain protocol control.
  • Comprehensive Frame Type Coverage – Supports all CAN XL frame types including CAN XL data frames with data fields from 1 to 2048 bytes, Error frames, and Overload frames, with bit rate switching between the arbitration phase and the XL data phase.
  • PWM Transceiver Mode Switching – Supports transceiver mode interface verification and PWM encoding-based transceiver mode switching between arbitration mode, data TX mode, and data RX mode, enabling thorough verification of CAN SIC XL transceiver integration for high-speed data phase operation.
  • CiA 611-1 SDU Type Support – Supports all SDU types and PDU header formats as defined in CiA 611-1, covering payload type identification and higher-layer protocol data unit handling for complete CAN XL network layer verification.
  • Comprehensive Error Injection and Detection – Supports all CAN XL error types including Bit errors, Stuff errors, CRC errors, Form errors, ACK errors, and PCRC errors, with TEC and REC error counter tracking, fault state monitoring, glitch injection and detection, and automatic re-transmission of corrupted messages.
  • CiA 610-2 and CiA 611-2 Conformance Test Support – Supports conformance test cases as per CiA 610-2 for CiA 610-1 protocol compliance and CiA 611-2 for CiA 611-1 higher-layer function compliance, enabling systematic protocol verification across all CAN XL node behavior scenarios.
  • Complete Verification Infrastructure – Provides built-in functional coverage analysis, constraints randomization, status counters for bus events, and callbacks in node transmitter, receiver, and monitor for user-defined data processing and protocol and timing violation notification.
Compliance and Compatibility
  • Fully compliant with ISO 11898-1:2024 (CAN XL data link layer and physical coding sublayer)
  • Adherent to CiA 610-1 (CAN XL protocol and signal specification) and CiA 611-1 (CAN XL higher-layer functions)
  • Conformance test coverage per CiA 610-2 and CiA 611-2
  • Compatible with UVM, OVM, VMM, SystemVerilog, and Verilog verification environments
  • Compatible with all major EDA simulators including Synopsys VCS, Cadence Xcelium, Siemens Questa, Aldec Riviera-PRO, and Verilator

Request Datasheet