Contact Us
Overview

SmartDV’s Single-Wire Interface (SWI) Controller IP is a silicon-proven, fully featured single-wire serial communication solution purpose-built for SoC designs requiring reliable, low-pin-count connectivity to Atmel/Microchip CryptoAuthentication devices such as the ATECC608 series across IoT, security, industrial, and embedded applications. Compatible with the Atmel/Microchip Single Wire Interface specification and designed for standard UART peripheral compatibility, it delivers complete SWI controller functionality over a single data line, enabling secure communication with CryptoAuthentication ICs for key storage, authentication, and cryptographic operations with minimal GPIO requirements.

Designed for the practical integration requirements of modern IoT and security-focused SoC designs, the IP provides a simple, reliable interface to the full range of Microchip CryptoAuthentication devices including the ATECC608 series for elliptic curve cryptography, ECDSA, ECDH, and AES operations. Its single-wire architecture minimizes GPIO consumption and connector pin count, making it ideal for space and pin-constrained IoT edge devices and embedded security modules where hardware-based cryptographic authentication is required.

Built for design flexibility and silicon efficiency, the IP core is highly configurable for both ASIC and FPGA implementations, with a strong focus on area optimization, power management, and peak performance. Its parameterized architecture and clean host interface enable fast integration and confident design bring-up across a wide range of process nodes and target applications.

Request Data Sheet
Single-Wire Interface Controller
Key Features
  • Full Atmel/Microchip SWI Controller Functionality – Complete Single Wire Interface implementation compatible with Atmel/Microchip CryptoAuthentication device specifications over a single data line
  • CryptoAuthentication Device Compatibility – Compatible with ATECC608 series and other Microchip CryptoAuthentication devices supporting ECDSA, ECDH, AES, and SHA cryptographic operations
  • UART-Compatible Protocol – SWI protocol designed for compatibility with standard microcontroller UART peripherals for simplified host integration
  • Minimal GPIO Footprint – Single-wire implementation reduces GPIO requirements on the system processor and minimizes connector pin count for space-constrained designs
  • Wake, Sleep, and Idle Token Support – Complete SWI token-based power state management for power-efficient CryptoAuthentication device control
  • Flag and Command Support – Complete SWI flag and command transmission for reliable, standards-compliant CryptoAuthentication device communication
  • Glitch Suppression – Optional glitch suppression on the single data line for enhanced signal integrity in noisy embedded environments
Compliance and Compatibility
  • Compatible with Atmel/Microchip Single Wire Interface (SWI) specification
  • Compatible with Microchip CryptoAuthentication ATECC608 series and predecessor ATECC/ATSHA device families
  • Configurable SoC interface supporting AMBA AXI, AHB, APB, and custom wrappers for seamless integration
  • Compatible with ASIC and FPGA design flows across leading foundry process nodes
  • Compatible with all major EDA synthesis, simulation, and linting flows

Request Datasheet