Contact Us
MIPI SoundWire I3S Peripheral IP
Design IP
Overview

SmartDV’s MIPI SoundWire I3S Peripheral IP delivers seamless, low-power, and high-quality audio connectivity for a range of mobile, consumer, and automotive devices. Fully compliant with the MIPI SoundWire I3S (Inter-IC Sound) specifications, it enables synchronized, multi-channel audio communication with a compact and efficient two-wire interface, ideal for integrating digital microphones, amplifiers, or audio codecs.

Designed for flexibility, the IP core is highly configurable to meet specific design requirements, supporting both ASIC and FPGA implementations while optimizing for area, power, and performance.

Request Data Sheet
MIPI SoundWire I3S Peripheral
Benefits
  • Complete Peripheral Functionality – Implements full MIPI SoundWire I3S Peripheral capabilities as defined in version v1.1 r02 draft specification.
  • Flexible PHY Operation – Supports FBCSE for PHY1 and PHY2 and DLV for PHY3 mode, with dual-edge sampling for FBCSE operation.
  • High-Performance Audio Transport – Enables low-latency, half-duplex transmission with Audio Payload Streams for efficient and reliable audio data transfer.
  • Scalable and Configurable Design – Supports up to 32 dataports, each with 16 channels, enabling flexible scaling for diverse SoC applications.
  • Comprehensive Command and Control – Executes full command set including Ping, Read, Write, Commit, Announce, and CalibratePhy for protocol completeness.
  • Advanced Error Detection – Monitors and reports Bad8b10b, BadHD10, BadCRC, Missed Row Sync, Invalid Phase ID, and Invalid Packet Length errors for robust communication integrity.
  • Power and Reset Management – Supports sleep/wake cycles, cold boot, wake-up requests, and multiple reset types including Bus, Cold, Warm, and Power-On Reset.
Compliance and Compatibility
  • Fully compliant with MIPI SoundWire I3S version v1.1 r02 draft specification
  • Compatible with all major EDA synthesis, simulation, and linting flows

Request Datasheet