TCAM VIP

Simulation

Key Features Compliance and Compatibility Request a Datasheet

Overview

SmartDV’s TCAM Verification IP is a comprehensive solution for verifying Ternary Content Addressable Memory interfaces, the specialized high-speed memory architecture capable of single-cycle wildcard search across its entire contents, widely used for IP routing table lookups, access control lists, and quality of service classification in networking ASICs. Compatible with TCAM memory devices from all leading vendors, it supports complete verification of TCAM read, write, mask read, mask write, and query commands, single-cycle write, read, and search operations, flexible width and depth configuration, and flexible masking for ternary wildcard matching.

SmartDV’s TCAM VIP supports UVM, SystemVerilog, and Verilog, and integrates seamlessly into diverse verification environments. It is simulator-independent and compatible with all leading EDA simulators, providing flexibility across simulation platforms.

With match-found and match-done flag verification, hardware reset, key availability and response time checking, comprehensive protocol checking, built-in functional coverage, and rapid validation of TCAM protocol implementation, SmartDV’s TCAM VIP enables verification teams to thoroughly validate TCAM interface designs for network routers, switches, firewalls, and any high-bandwidth packet classification application requiring single-cycle wildcard search.

Request Data Sheet

Key Features

Full TCAM Command Support – Provides complete TCAM command verification supporting Write, Read, Mask Write, Mask Read, and Query commands, with 100% coverage of standard TCAM device interface conventions and all commands per device specification.
Configurable Width and Depth – Supports flexible selection of memory width and depth for verification across a wide range of TCAM device densities and entry sizes, accommodating different routing table and classification rule set requirements.
Single-Cycle Operation Coverage – Supports single-cycle write, read, and search operations for verification of TCAM’s defining high-speed wildcard search capability, where an entire memory array is searched against a key in a single clock cycle.
Flexible Masking and Search Verification – Supports flexible masking for ternary “don’t care” wildcard matching, and match-found and match-done flags to verify key availability and search completion status during search operations.
Reset and Timing Verification – Supports hardware reset and checks for availability of the provided key and response time for the provided key, ensuring accurate timing and functional verification of search latency and key lookup behavior.
Complete Verification Infrastructure – Provides built-in functional coverage analysis, constant monitoring of TCAM behavior during simulation, rapid validation of TCAM protocol implementation, and callbacks for user access to monitor-observed command data on the bus.

Compliance and Compatibility

Compatible with TCAM memory devices from all leading vendors
Supports flexible width, depth, and masking configuration
Supports single-cycle write, read, and search operations
Compatible with UVM, OVM, VMM, SystemVerilog, and Verilog verification environments
Compatible with all major EDA simulators including Synopsys VCS, Cadence Xcelium, Siemens Questa, Aldec Riviera-PRO, and Verilator

Request Datasheet