eUSB VIP

Simulation

Benefits Compliance and Compatibility Request a Datasheet

Overview

SmartDV’s eUSB2 Verification IP is a comprehensive solution for verifying the Embedded USB2 physical layer interface, enabling low-voltage USB connectivity at advanced process nodes where standard USB 2.0 3.3V I/O signaling is no longer practical. Fully compliant with the eUSB2 Physical Layer Supplement to the USB Revision 2.0 Specification Rev 1.2 and the eUSB2V2 Supplement to the USB 2.0 Specification, it supports complete verification of eUSB2 Host and Peripheral components in both native and repeater modes, covering high-speed, full-speed, and low-speed operation in eUSB2 Rev 1.2, and symmetric and asymmetric link configurations at data rates up to 4.8 Gbps in eUSB2V2, with full USB 2.0 protocol layer compliance across all transfer types, link power management, and register access protocol support.

SmartDV’s eUSB2 VIP supports UVM, SystemVerilog, and Verilog, and integrates seamlessly into diverse verification environments. It is simulator-independent and compatible with all leading EDA simulators, providing flexibility across simulation platforms.

With comprehensive native and repeater mode coverage, LPM-L1 and Suspend support, register access protocol verification, eUSB2V2 UTMI 2.0 support, on-the-fly protocol and data checking, built-in functional coverage, and a complete test suite, SmartDV’s eUSB2 VIP enables verification teams to thoroughly validate embedded USB2 interface designs for mobile SoCs, smartphones, tablets, notebooks, IoT devices, and advanced process node applications.

Request Data Sheet

eUSB VIP

Benefits

Full eUSB2 Host and Peripheral Support – Provides complete eUSB2 Host and Peripheral component verification in native mode and repeater architecture mode, supporting high-speed low-voltage differential signaling and low-speed and full-speed single-ended digital low-voltage signaling, selected single speed configuration in native mode, and dual-role repeater operation.
eUSB2 Rev 1.2 Feature Coverage – Supports all features defined in eUSB2 Rev 1.2 including Repeater HS SYNC Forward and Native Mode Auto-Resume ECNs published September 2024, link power management LPM-L1 and Suspend (L2), register access protocol for eUSB2 device and repeater configurations, and full USB 2.0 protocol layer compliance.
eUSB2V2 High-Speed Link Support – Supports eUSB2V2 data rates up to 4.8 Gbps including HS1 at 480 Mbps, HS2 at 960 Mbps, and higher symmetric rates up to 4.8 Gbps, asymmetric link configurations with 4.8 Gbps downstream and 480 Mbps upstream, symmetric link configurations from 960 Mbps to 4.8 Gbps, UTMI 2.0 interface, and native mode only operation as defined in the eUSB2V2 specification.
USB 2.0 Protocol Layer Compliance – Supports all USB 2.0 transfer types including Control, Isochronous, Interrupt, and Bulk, transaction-level and packet-level transmission and reception, all descriptor types and device requests, bus enumeration, SOF generation, auto detection of device connection and disconnection, and programmable inter-packet and end-to-end delays.
Link Power Management and Register Access Protocol – Supports LPM-L1 link power management and Suspend (L2) power states, register access protocol for eUSB2 device and repeater configuration, PHY state transitions and power management, disconnect detection, and port reset and configuration sequences in native mode.
Comprehensive Error Injection and Detection – Supports injection and detection of all USB error types including corrupt Sync byte, corrupt PID byte, corrupt CRC-5 and CRC-16, corrupt endpoint address byte, corrupt Setup payload size and data payload, corrupt EOP byte, and bit stuffing errors, with on-the-fly protocol and data checking across all eUSB2 operating modes.
Complete Verification Infrastructure – Provides a full test suite covering all eUSB2 Rev 1.2 and eUSB2V2 specification features, built-in functional coverage analysis, constraints randomization, status counters for bus events, and callbacks in Host, Device, and Monitor for user-defined event handling and protocol and timing violation notification.

Compliance and Compatibility

Fully compliant with eUSB2 Physical Layer Supplement to USB Revision 2.0 Specification Rev 1.2 (September 2024)
Fully compliant with eUSB2V2 Supplement to USB 2.0 Specification (September 2024)
Supports eUSB2V2 data rates up to 4.8 Gbps in symmetric and asymmetric link configurations
Compliant with USB Revision 2.0 Specification at the protocol layer
Compatible with UVM, OVM, VMM, SystemVerilog, and Verilog verification environments
Compatible with all major EDA simulators including Synopsys VCS, Cadence Xcelium, Siemens Questa, Aldec Riviera-PRO, and Verilator

Request Datasheet