Ethernet 40G PCS IP

Design IP

Overview

SmartDV’s Ethernet 40G PCS (Physical Coding Sublayer) IP Core delivers the essential link-layer processing required for 40 Gigabit Ethernet systems. Based on IEEE 802.3ba specifications, it includes 64b/66b encoding and decoding, block synchronization, lane alignment, and support for forward error correction (FEC) when used with external FEC logic.

The core supports scalable integration into multi-lane systems and connects seamlessly with 40G MAC and PHY layers through XLGMII or similar interfaces. Its efficient architecture ensures reliable high-speed data transfer with low latency and high signal integrity.

Designed for flexibility, the IP core is highly configurable to meet specific design requirements, supporting both ASIC and FPGA implementations while optimizing for area, power, and performance. Its compact and modular design enables quick deployment in various high-bandwidth networking solutions.

Benefits

Deterministic 25G Ethernet Operation – Fully compliant with IEEE 802.3-2022 and Time-Sensitive Networking (TSN) standards to deliver predictable, low-latency Ethernet communication at 25 Gbps
Integrated TSN Capabilities – Implements IEEE 802.1Qbv Time-Aware Shaper (TAS), 802.1Qav Credit-Based Shaper (CBS), 802.1AS for precise time synchronization, and 802.1Qci for per-stream filtering and policing
Multi-Speed Operation – Configurable for operation at 10 G / 5 G / 2.5 G / 1 G speeds, ensuring backward compatibility and seamless integration into mixed-rate TSN environments
Flexible Interface Options – Supports CGMII, XGMII, and AXI-Stream interfaces for versatile connectivity between controllers, PHYs, and SoCs
Precision Time Control – Enables accurate timestamping, gated transmission scheduling, and per-stream shaping to ensure deterministic traffic delivery
Advanced Frame Management – Supports jumbo frames, VLAN tagging (IEEE 802.1Q/802.1ad), CRC/FCS generation and checking, control and pause frames, and programmable inter-packet gap
Seamless PCS Integration – Designed to integrate directly with SmartDV 25G PCS IP, providing a fully verified TSN-compliant MAC-to-PHY pipeline for ASIC and FPGA designs

Compliance and Compatibility

Fully compliant with IEEE 802.3-2022 and Time-Sensitive Networking standards
Supports TSN profiles defined in IEEE 802.1Qbv, 802.1Qav, 802.1AS, and 802.1Qci
Compatible with CGMII, XGMII, and AXI-Stream interfaces
Compatible with all major EDA synthesis, simulation, and linting flows

Related Products

Ethernet – Up to 800G VIP