Ethernet 25G PCS IP

Design IP

Overview

SmartDV’s Ethernet 25G PCS (Physical Coding Sublayer) IP Core provides a reliable, high-speed data path between the MAC and the PMA/PHY layers for 25 Gigabit Ethernet systems. Compliant with IEEE 802.3by and 802.3bj, the IP supports 64b/66b encoding/decoding, lane alignment, deskewing, and forward error correction (FEC) for enhanced link integrity.

Ideal for data center and enterprise networking solutions, the PCS core is designed to interface with industry-standard MAC and PHY layers over XGMII or CGMII interfaces. It ensures seamless high-throughput data transfer with built-in support for multi-lane distribution and error resilience mechanisms.

Designed for flexibility, the IP core is highly configurable to meet specific design requirements, supporting both ASIC and FPGA implementations while optimizing for area, power, and performance.

Benefits

Standards-Compliant 25G PCS Layer – Implements the Physical Coding Sublayer as defined in IEEE 802.3-2022, ensuring reliable single-lane 25G Ethernet data transmission
64b/66b Line Encoding and Decoding – Performs encoding, decoding, synchronization, and error detection per standard for efficient and low-overhead data transfer
Multi-Lane and Multi-Speed Support – Supports configurations such as 25GAUI-1, and optional backward compatibility with 10GBASE-R for flexible deployment
Lane Alignment and Deskew – Provides lane alignment and block synchronization logic for robust high-speed communication
Optional RS-FEC Integration – Compatible with standalone or integrated RS-FEC IP for improved signal integrity and link resilience
Seamless MAC Integration – Designed to integrate directly with SmartDV 25G MAC IP, offering a verified and optimized MAC-to-PHY solution for ASIC or FPGA targets
Low-Latency and Efficient Design – Streamlined data path ensures minimal latency and sustained 25 Gbps throughput with high reliability

Compliance and Compatibility

Fully compliant with IEEE 802.3-2022, incorporating PCS definitions from 802.3by and 802.3cd amendments
Supports 64b/66b encoding, block synchronization, and deskew per PCS specifications
Compatible with 25GAUI-1, CAUI-1, and other 25G MAC-to-PHY interface configurations
Compatible with all major EDA synthesis, simulation, and linting flows

Related Products

Ethernet 25G MAC IP

Ethernet 25G TSN MAC IP

Ethernet – Up to 800G VIP