Ethernet 25G MAC IP

Design IP

Overview

SmartDV’s Ethernet 25G MAC IP Core is a high-performance solution developed for data-intensive applications across networking equipment, enterprise systems, and data center infrastructure. Supporting IEEE 802.3by, the IP core delivers 25 Gbps full-duplex Ethernet connectivity with robust flow control, frame handling, and error detection features.

It includes support for jumbo frames, VLAN tagging, pause frame generation, and checksum offloading, providing the necessary flexibility and performance for next-generation Ethernet systems. The MAC IP can interface seamlessly with PCS layers and standard PHY interfaces such as XGMII and USXGMII.

Designed for flexibility, the IP core is highly configurable to meet specific design requirements, supporting both ASIC and FPGA implementations while optimizing for area, power, and performance.

Benefits

Standards-Based 25G Ethernet MAC – Fully compliant with IEEE 802.3-2022, delivering reliable full-duplex 25 Gbps Ethernet connectivity for data-center, networking, and high-performance SoC applications
High-Throughput, Low-Latency Design – Optimized pipeline architecture ensures sustained 25 Gbps throughput with deterministic latency and efficient resource utilization
Flexible Interface Integration – Supports CGMII, XGMII, and AXI-Stream interfaces for easy connectivity between controller, PCS, or system interconnects
Configurable Frame Management – Provides complete Ethernet MAC functionality including jumbo frame support, CRC/FCS generation and checking, pause frame handling, VLAN tagging, and programmable inter-packet gap
Robust Flow Control and Statistics – Implements IEEE 802.3x pause frame flow control with detailed transmit/receive statistics counters and loopback capability
Multi-Speed Operation – Optionally supports operation at lower speeds (10G, 5G, 2.5G, 1G) for backward compatibility and mixed-rate network interoperability
Seamless PCS Integration – Designed to integrate directly with SmartDV 25G PCS IP, providing a fully verified MAC-to-PHY pipeline for both ASIC and FPGA implementations

Compliance and Compatibility

Fully compliant with IEEE 802.3-2022, incorporating 25G Ethernet MAC specifications (including 802.3by and 802.3cd amendments)
Supports 25GAUI-1, CAUI-1, and related single-lane MAC-to-PHY interface configurations
Compatible with CGMII, XGMII, and AXI-Stream interfaces
Compatible with all major EDA synthesis, simulation, and linting flows

Related Products

Ethernet 25G PCS IP

Ethernet 25G TSN MAC IP

Ethernet – Up to 800G VIP