Contact Us
USB Type-C
Simulation VIP
Overview

SmartDV’s USB Type-C verification IP enables fast testbench development and verification signoff of USB Type-C hardware IP integrated in FPGAs, ASICs, and SoCs.

Benefits
Deployed for the verification of silicon-proven IP cores
Comprehensive library of constrained random sequences and test suite
Protocol checks, functional coverage, verification plan
Easy to instantiate and configure
Enables quick debug and root-cause analysis of RTL bugs
Error detection and insertion
Compliance and Compatibility
USB Type-C Specification
Runs in all major simulation environments
UVM, SystemVerilog, OVM, Specman, and other verification languages and methodologies