Contact Us
Home // Design IP
UFS 4.x Device
Design IP
Overview

SmartDV’s UFS (Universal Flash Storage) 4.x Device IP is a high-performance solution engineered for cutting-edge storage applications in mobile, automotive, and edge computing platforms. Fully compliant with JEDEC UFS 4.0/4.1 specifications, MIPI M-PHY v5.0, and MIPI UniPro v2.0, it enables ultra-high data throughput with improved energy efficiency and reduced latency.

Designed for flexibility, the IP core is highly configurable to meet specific design requirements, supporting both ASIC and FPGA implementations while optimizing for area, power, and performance. With support for HS-Gear5 signaling, enhanced Write Booster, Deep Sleep and Hibernate modes, and advanced command queuing, SmartDV’s UFS 4.x Device IP delivers next-generation performance with seamless integration into advanced SoC designs.

UFS Device
Benefits
  • Silicon-proven core
  • UFS command set layer (UCS), UFS transport protocol layer (UTP), UFS interconnect layer (UIC)
  • Priority LUN handling
  • Multiple user data partition with enhanced user data area options
  • Up to 256 outstanding commands
Compliance and Compatibility
  • UFS Specification JESD220E (UFS 3.1)
  • UFS Specification JESD220D (UFS 3.0)
  • UFS Specification JESD220E (UFS 2.1)
  • HCI Specification JESD223C
  • Unified Memory Extension Specification JESD220-1A (Version 1.1)
  • MIPI UniPro Specification 1.6, 1.8, and 2.0
  • MIPI M-PHY Specification 3.0 ,4.1, and 5.0
  • All major EDA synthesis, simulation, linting flows