SmartDV’s SPI verification IP enables fast testbench development and verification signoff of serial peripheral interfaces. The VIP includes a monitor that detects protocol violations, and master and slave bus functional models (BFMs).