SmartDV’s PCI verification IP enables fast testbench development and verification signoff of the peripheral component interconnect bus. The PCI VIP includes a monitor that detects protocol violations, and master and slave bus functional models (BFMs).