Contact Us
Ethernet 50G TSN MAC IP
Design IP
Overview

SmartDV’s Ethernet 50G TSN (Time-Sensitive Networking) MAC IP Core combines 50G Ethernet throughput with deterministic networking features to meet the needs of industrial automation, autonomous systems, and edge computing. Built on IEEE 802.3by and IEEE 802.1 TSN standards, the IP core supports critical TSN features including time-aware shaper (TAS – IEEE 802.1Qbv), frame preemption (IEEE 802.1Qbu/802.3br), and precise time synchronization (IEEE 802.1AS).

Additional capabilities such as VLAN support, traffic shaping, frame filtering, and advanced QoS mechanisms make it ideal for time-critical data flows over Ethernet.

Designed for flexibility, the IP core is highly configurable to meet specific design requirements, supporting both ASIC and FPGA implementations while optimizing for area, power, and performance. Compatibility with PHY interfaces like XGMII and CGMII ensures seamless integration into high-performance TSN-enabled systems.

Ethernet 50G TSN MAC
Benefits
  • Deterministic 50G Ethernet Operation – Compliant with IEEE 802.3-2022 and TSN standards, enabling low-latency, time-aware communication for next-generation industrial and automotive networks.
  • Integrated TSN Capabilities – Implements IEEE 802.1Qbv (Time-Aware Shaper), 802.1Qav (Credit-Based Shaper), 802.1AS (time synchronization), and 802.1Qci (stream filtering and policing).
  • High-Throughput and Low-Latency MAC Engine – Delivers sustained 50 Gbps throughput with deterministic latency across critical traffic flows.
  • Multi-Speed Operation – Optionally supports operation at 25 G and 10 G for backward compatibility and mixed-rate deployment.
  • Precision Time Control – Provides per-stream scheduling, timestamping, and gated transmissions for time-sensitive applications.
  • Advanced Frame Handling – Includes support for jumbo frames, VLAN tagging (IEEE 802.1Q/802.1ad), CRC/FCS generation and checking, pause frames, and programmable IPG.
  • Seamless PCS Integration – Designed to connect directly with SmartDV 50G PCS IP, providing a complete TSN-compliant MAC-to-PHY solution for ASIC and FPGA targets.
Compliance and Compatibility
  • Fully compliant with IEEE 802.3-2022 and Time-Sensitive Networking standards.
  • Supports TSN profiles defined in IEEE 802.1Qbv, 802.1Qav, 802.1AS, and 802.1Qci.
  • Compatible with CGMII, XGMII, and AXI-Stream interfaces.
  • Compatible with all major EDA synthesis, simulation, and linting flows